Matrox **Helios eCL/XCL** »

High-speed Camera Link® frame grabber with powerful pre-processing capabilities.

Key features

> x4 PCIe™ (eCL) or PCI-X® (XCL) card

> handles two fully independent Base or a single Full Camera Link® configuration(s)[1]

> acquires up to 680 MB per second

> up to 512 MB of DDR SDRAM memory

> performs complete image reconstruction from multi-tap frame and line-scan cameras

> over 5 GB per second of memory bandwidth

> powerful pre-processing core capable of up to 100 BOPS[2]

> up to 1 GB per second of I/O bandwidth to host PC

> serial communication ports can be mapped as PC COM ports

> support for rotary encoders with quadrature output

> programmed using Matrox Imaging Library (MIL) sold separately

> supports 32/64-bit Microsoft® Windows® XP/Vista® and 32/64-bit Linux®

> royalty-free redistribution of MIL's image processing module

Exceptional video capture rates and more

Matrox Helios eCL/XCL is the new standard in high-performance Camera Link® frame grabbers. It fully exploits PCIe™/PCI-X® technology to deliver unprecedented video capture rates for a single-board solution and can easily accommodate the most demanding Camera Link® cameras. A custom ASIC, designed by Matrox, integrates a powerful processor core to alleviate the host CPU from image formatting and pre-processing tasks. These features provide the Matrox Helios eCL/XCL with the power and flexibility needed for vision applications of today and tomorrow.

Complete Camera Link® frame grabber

The Matrox Helios eCL/XCL is available in one of two factory-configured versions. The dual-Base version enables simultaneous acquisition from two completely independent Camera Link® cameras utilizing the Base configuration[1]. The single-Full configuration acquires from a single Camera Link® camera utilizing the Base, Medium or Full configuration[1]. Both versions can handle the most popular frame and line scan cameras including the complete image reconstruction from outputs using multiple taps, and can operate at full Camera Link® speed. The Matrox Helios eCL/XCL also includes an internal video generator for troubleshooting installation and operation.

Choice of high-performance host bus interfaces

Four lane (x4) PCIe™ and PCI-X® are the interfaces used to connect to the host PC on the Matrox Helios eCL and Matrox Helios XCL boards respectively. PCIe™ is the follow-on to conventional PCI and PCI-X®. Version 1.x of PCIe™ operates at 2.5 GHz to deliver a peak bandwidth of 1GB/sec over a x4 implementation. PCI-X® is a high-performance backwards-compatible enhancement to conventional PCI. Version 1.0a of PCI-X® specifies a 64-bit physical connection running at speeds of up to 133 MHz resulting in a peak bandwidth of up to 1 GB per second.

MATROX IMAGING

›› Matrox Helios eCL/XCL - dual Base version

UART

MDR26

Serial Tx — 2
Serial Rx — 2
Camera Control — 8

LVDS Buffers

Data — 8
Clock — 2

28-bit ChannelLink™ Receiver — 24

PSG #1

2 x 256 x 8-bit and 2 x 4K x 12-bit LUTs

UART — 24

2 x 256 x 8-bit and 2 x 4K x 12-bit LUTs

Video to PCI-X Bridge — 64 — LINK 1

Matrox Oasis — 128 (up to 5.3 GB/s) — up to 512 MB DDR SDRAM

MDR26

Serial Tx — 2
Serial Rx — 2
Camera Control — 8

LVDS Buffers

Data — 8
Clock — 2

28-bit ChannelLink™ Receiver

PSG #2

LINK 0 — 64 (up to 1 GB/s)

DB-44 and DB-9*

Aux. I/O (6) — 6

TTL Transceivers

Clock (2) — 4
Hsync (2) — 4
Vsync (2) — 4
Aux. In (4) — 8
Aux. Out (4) — 8

LVDS Transceivers

Aux. In (4) — 8

Opto-couplers

PCI-X® to PCIe™ (eCL) or PCI-X® (XCL) Bridge

x4 PCIe™ (eCL) (up to 1 GB/sec)

5V/3.3V PCI/PCI-X® (XCL) 64-bit (up to 1 GB/sec)

* Present on a separate bracket

›› Matrox Helios eCL/XCL - single Full version

UART

MDR26

Serial Tx — 2
Serial Rx — 2
Camera Control — 8

LVDS Buffers

Data — 8
Clock — 2

28-bit ChannelLink™ Receiver — 24

PSG

MDR26

Data — 8
Clock — 2

28-bit ChannelLink™ Receiver — 16 — 64

Data — 8
Clock — 2

28-bit ChannelLink™ Receiver — 24

4 x 256 x 8-bit and 4 x 4K x 12-bit LUTs — 64

Video to PCI-X Bridge — 64 — LINK 1

Matrox Oasis — 128 (up to 5.3 GB/s) — up to 512 MB DDR SDRAM

LINK 0 — 64 (up to 1 GB/s)

DB-44 and DB-9*

Aux. I/O (6) — 6

TTL Transceivers

Clock (2) — 4
Hsync (2) — 4
Vsync (2) — 4
Aux. In (4) — 8
Aux. Out (4) — 8

LVDS Transceivers

Aux. In (4) — 8

Opto-couplers

PCI-X® to PCIe™ (eCL) or PCI-X® (XCL) Bridge

x4 PCIe™ (eCL) (up to 1 GB/sec)

5V/3.3V PCI/PCI-X® (XCL) 64-bit (up to 1 GB/sec)

* Present on a separate bracket

2

State-of-the-art Matrox Oasis ASIC

The Matrox Imaging designed Oasis ASIC is the pivotal component of the Matrox Helios eCL/XCL. A high-density chip, the Matrox Oasis integrates a Links Controller, main memory controller and Pixel Accelerator.

Pixel Accelerator

The Pixel Accelerator (PA) is a parallel processor core, which considerably accelerates neighborhood, point-to-point and LUT mapping operations. It consists of an array of 64 processing elements all working in parallel. Each processing element has a multiply-accumulate (MAC) unit and an arithmetic-logic unit (ALU).

The MAC unit is capable of performing a single 16-bit by 16-bit, two 8-bit by 16-bit or four 8-bit by 8-bit multiplies with 40-bit accumulation per cycle for convolution operations. The 40-bit accumulator guarantees no overflow situation for a 16 by 16 kernel with 16-bit coefficients and data. In addition, the PA architecture allows symmetrical kernels to be processed four times faster. The MAC unit can perform up to four minimum or maximum operations per cycle for grayscale morphology operations.

The ALU can execute a wide variety of arithmetic and logical operations. It can be programmed to execute a sequence of 256 instructions per pixel at one instruction per cycle reducing the amount of memory accesses and further accelerating memory I/O-bound sequences. The PA can accept up to four source buffers[3] and output to four destination buffers allowing several operations to be performed at once or in a single pass (e.g., four images can be averaged in one pass). Operating at a core frequency of 167 MHz enables the PA to carry out up to 100 BOPS[2] (i.e., process over two billion pixels per second).

Memory controller

The Matrox Oasis includes a very efficient main memory controller for managing the 128-bit wide interface to DDR SDRAM memory. Operating at 167 MHz, the DDR SDRAM memory and controller combine to deliver a memory bandwidth in excess of 5 GB per second. Such ample memory bandwidth allows the Matrox Helios eCL/XCL to comfortably handle demanding video I/O while maintaining PA performance even for memory I/O-bound operations.

Links Controller

The Links Controller (LINX) is the router that manages all data movement within the Matrox Helios eCL/XCL. It oversees the transfer of image data from the frame grabber section to onboard memory for pre-processing and from onboard memory to the host PC including display. Image data can be subject to various formatting operations including plane separation on input and merging on output, input cropping, input and output sub-sampling (1 to 16), and independent control of horizontal and vertical scanning direction. The latter is particularly useful for reconstructing a proper image from a camera whose readout requires multiple taps, each with different scanning directions.

Field-proven application development software

Matrox Helios eCL/XCL is supported by the Matrox Imaging Library (MIL), a comprehensive collection of software tools for developing industrial imaging applications. MIL features interactive software and programming functions for image capture, processing, analysis, annotation, display and archiving. These tools are designed to enhance productivity, thereby reducing the time and effort required to bring your solution to market. Refer to the MIL datasheet for more information.

MIL's image processing module, when used with the Matrox Helios eCL/XCL, comes with royalty-free redistribution rights. The image processing module, which includes functions for basic arithmetic, logic, LUT mapping, per pixel gain and offset, morphology, spatial filtering, statistics, temporal filtering and threshold, is fully optimized for the PA[4]. Support for custom PA functions is also available on demand and upon evaluation.

Specifications

Hardware

- x4 PCIe™ card or PCI/PCI-X® card with universal 64-bit card edge connector (64-bit 33/66 MHz 5/3.3V PCI and 64-bit 66/100/133 MHz PCI-X)
- up to 512 MB of 167 MHz DDR SDRAM main memory
- two factory configured versions
  - two independent Camera Link® Base ports[1] (dual-Base)
  - single Camera Link® Base/Medium/Full port[1] (single-Full)
- Channel Link speed of up to 85 MHz
- supports frame and line-scan video sources
- full reconstruction from multi-tap sources
- four 256 x 8-bit and four 4K x 12-bit LUTs
- six TTL configurable auxiliary I/Os
- four LVDS configurable auxiliary inputs
- four LVDS configurable auxiliary outputs
- two separate LVDS pixel clock, hsync and vsync outputs
- four opto-isolated configurable auxiliary inputs
- serial communication ports that can be mapped as PC COM ports
- internal video generator for diagnostics

Dimensions and environmental information

- 18.75 L x 10.7 H x 1.73 W cm (7.38" x 4.2" x 0.68") from bottom edge of goldfinger to top edge of board and without bracket and retainer
- power consumption (typical): 1.2A @ 3.3V or 3.96W, 1.1A @ 5V or 5.5W, 0.02A @ 12V or 0.24W, or 9.7W total
- operating temperature: 0°C to 55° C (32° F to 131° F)
- ventilation requirements: 50 LFM (linear feet per minute) over board(s)
- relative humidity: up to 95% (non-condensing)
- FCC class B
- CE class B
- RoHS-compliant

Software drivers

- Matrox Imaging Library (MIL) drivers for 32/64-bit Microsoft® Windows® XP/Vista®
- MIL drivers for 32/64-bit Linux®

Ordering Information

Hardware

Part number	Description
HEL 5M SFCL*	PCI-X® single-Full Camera Link® frame grabber with 512 MB DDR SDRAM and cable adapter board.
HEL 5M SFCL E*	x4 PCIe™ single-Full Camera Link® frame grabber with 512 MB DDR SDRAM and cable adapter board.
HEL 5M DBCL*	PCI-X® dual-Base Camera Link® frame grabber with 512 MB DDR SDRAM and cable adapter board.
HEL 5M DBCL E*	x4 PCIe™ dual-Base Camera Link® frame grabber with 512 MB DDR SDRAM and cable adapter board.

Software
Refer to MIL datasheet.

Cables
Camera Link® cables available from camera manufacturer, 3M Interconnect Solutions (www.3m.com), Intercon1 (www.nortechsys.com/intercon) or other third parties.
Cables for cable adapter boards available from third parties.

Notes:

1. Refer to Camera Link® specification for more information.
2. Billion operations per second.
3. Only one source buffer for MAC unit.
4. Accelerated functions include MbufBayer (bilinear interpolation), MimArithMultiple(M_OFFSET_GAIN, M_WEIGHTED_AVERAGE, M_MULTIPLY_ACCUMULATE), MimArith(M_ADD, M_ADD_CONST, M_SUB, M_SUB_CONST, M_SUB_ABS, M_MULT, M_MULT_CONST, M_CONST_SUB, M_AND, M_NAND, M_OR, M_XOR, M_NOR, M_XNOR, M_NOT, M_AND_CONST, M_NAND_CONST, M_OR_CONST, M_XOR_CONST, M_NOR_CONST, M_XNOR_CONST, M_NEG, M_ABS, M_MIN, M_MIN_CONST, M_MAX, M_MAX_CONST), MimResize(with specific factors), MimDilate(), MimErode(), MimThin(), MimThick(), MimDistance(), MimConnectMap(), MimMorphic(M_DILATE, M_ERODE, M_THICK, M_THIN, M_MATCH), MimConvolve(M_SMOOTH, M_SHARPEN, M_VERT_EDGE, M_HORIZ_EDGE, M_LAPLACIAN_EDGE, M_EDGE_DETECT), MimLutMap(8-bit), MimShift(), MimBinarize(), MimClip(), MimConvert(M_YUV16_TO_RGB, M_RGB_TO_YUV16, M_RGB_TO_L, M_L_TO_RGB, M_RGB_TO_Y), MimFlip(), MimFindExtreme(), MimCountDifference() and ActiveMIL equivalents.

For more information, please call: 1-800-804-6243 (toll free in North America) or (514) 822-6020 or e-mail: imaging.info@matrox.com or http://www.matrox.com/imaging

matrox®